Nonvolatile semiconductor memory

ABSTRACT

A nonvolatile semiconductor memory according to an example of the present application includes a cell unit having a select gate transistor and a memory cell connected in series, a select gate line connected to the select gate transistor, and a word line connected to the memory cell. One end of the word line is bent to the select gate line side, and a fringe is connected between a bent point and a distal end of the word line.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the benefit of priority fromprior Japanese Patent Applications No. 2006-176799, filed Jun. 27, 2006;and No. 2006-354851, filed Dec. 28, 2006, the entire contents of both ofwhich are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a layout of word lines of a nonvolatilesemiconductor memory.

2. Description of the Related Art

A nonvolatile semiconductor memory, in particular, a NAND cell typeflash memory has been recently used as a main memory of a variety ofelectronic devices such as a portable audio device by utilizing featuressuch as large capacity and nonvolatile properties.

Under such a circumstance, in the NAND cell type flash memory, inaddition to improvement of its function, further increasing its capacityis a problem to be solved.

In order to achieve a NAND cell type flash memory with a large capacity,promoting downsizing of memory cells is the simplest method, whereasthere exists an obstacle associated with the minimum processingdimension of a resist in an exposure device in order to downsize thememory cells.

For example, a size F (future size) of the memory cells in a directionparallel to a NAND string is determined by half of pitches of word lines(half pitches), whereas the half pitches generally cannot be smallerthan the minimum processing dimension.

Therefore, a downsizing processing technique to achieve a size smallerthan the minimum processing dimension from the viewpoint of process isproposed in each of document 1 (Jpn. Pat. Appln. KOKAI Publication No.5-88375) and document 2 (Jpn. Pat. Appln. KOKAI Publication No.8-55920).

This downsizing processing technique is featured in that an undercoat isprocessed using a side wall as a mask.

However, only forming a line & space pattern is disclosed in document 1,and there is no discussion of actually applying this pattern forming toa nonvolatile semiconductor memory. That is, in the downsizingprocessing technique utilizing the side wall, even if a line & spacepattern can be formed, a contact hole cannot be formed.

Therefore, even if a fine line & space pattern has been formed, acontact cannot be brought about with respect to each pattern. Thus, forexample, word lines of the nonvolatile semiconductor memory cannot beprovided.

In contrast, in document 2, there is proposed a downsizing processingtechnique that presumes application to word lines. According to thistechnique, word lines are processed using a side wall as a mask andfringes are alternately formed at both ends of the word lines, therebyallocating a contact area relevant to the word lines.

However, in such a layout, the fringes are directly connected to bothends of the word lines, thus making it difficult to form fringes ofsufficient size. In addition, even if the fringes are alternatelyconnected to both ends of the word lines, and further, the fringes atone end of the word lines have been laid out in a zigzag manner, thesize of the fringe is still influenced by the pitches of the word lines.

Therefore, as the pitches of the word lines become narrow, a fringehaving a sufficient size cannot be formed. In addition, there occurs aproblem associated with an increase in contact resistance when analignment shift between the fringe and the contact hole occurs or shortcircuit between the adjacent word lines in the worst case.

BRIEF SUMMARY OF THE INVENTION

A nonvolatile semiconductor memory according to an aspect of the presentinvention comprises a cell unit having a select gate transistor and amemory cell connected in series in a first direction, a select gate lineextending in a second direction that crosses the first direction andconnected to the select gate transistor, and a word line extending inthe second direction and connected to the memory cell, wherein one endof the word line is bent to the select gate line side, and a contactplug is connected between a bent point and a distal end thereof.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

FIG. 1 is a view showing an outline of a word line layout according toan example of the present invention;

FIG. 2 is a view showing an outline of a word line layout according toan example of the present invention;

FIG. 3 is a view showing an outline of a word line layout according toan example of the present invention;

FIG. 4 is a view showing an outline of a word line layout according toan example of the present invention;

FIG. 5 is a view showing a NAND cell type flash memory;

FIG. 6 is a view showing a layout in the vicinity of a memory cellarray;

FIG. 7 is a view showing a layout in the vicinity of a memory cellarray;

FIG. 8 is a view showing cell units in one block;

FIG. 9 is a view showing a sectional structure of a memory cell array;

FIG. 10 is a view showing a first example of a word line layout;

FIG. 11 is a detailed view showing a contact area;

FIG. 12 is a detailed view showing a contact area;

FIG. 13 is a detailed view showing a contact area;

FIG. 14 is a view showing a second example of a word line layout;

FIG. 15 is a detailed view showing a contact area;

FIG. 16 is a detailed view showing a contact area;

FIG. 17 is a detailed view showing a contact area;

FIG. 18 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 19 is a sectional view taken along the line XIX-XIX of FIG. 18;

FIG. 20 is a sectional view taken along the line XX-XX of FIG. 18;

FIG. 21 is a sectional view taken along the line XXI-XXI of FIG. 18;

FIG. 22 is a sectional view taken along the line XXII-XXII of FIG. 18;

FIG. 23 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 24 is a sectional view taken along the line XXIV-XXIV of FIG. 23;

FIG. 25 is a sectional view taken along the line XXV-XXV of FIG. 23;

FIG. 26 is a sectional view taken along the line XXVI-XXVI of FIG. 23;

FIG. 27 is a sectional view taken along the line XXVII-XXVII of FIG. 23;

FIG. 28 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 29 is a sectional view taken along the line XXIX-XXIX of FIG. 28;

FIG. 30 is a sectional view taken along the line XXX-XXX of FIG. 28;

FIG. 31 is a sectional view taken along the line XXXI-XXXI of FIG. 28;

FIG. 32 is a sectional view taken along the line XXXII-XXXII of FIG. 28;

FIG. 33 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 34 is a sectional view taken along the line XXXIV-XXXIV of FIG. 33;

FIG. 35 is a sectional view taken along the line XXXV-XXXV of FIG. 33;

FIG. 36 is a sectional view taken along the line XXXVI-XXXVI of FIG. 33;

FIG. 37 is a sectional view taken along the line XXXVII-XXXVII of FIG.33;

FIG. 38 is a sectional view taken along the line XXXIV-XXXIV of FIG. 33;

FIG. 39 is a sectional view taken along the line XXXV-XXXV of FIG. 33;

FIG. 40 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 41 is a sectional view taken along the line XLI-XLI of FIG. 40;

FIG. 42 is a sectional view taken along the line XLII-XLII of FIG. 40;

FIG. 43 is a sectional view taken along the line XLIII-XLIII of FIG. 40;

FIG. 44 is a sectional view taken along the line XLIV-XLIV of FIG. 40;

FIG. 45 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 46 is a sectional view taken along the line XLVI-XLVI of FIG. 45;

FIG. 47 is a sectional view taken along the line XLVII-XLVII of FIG. 45;

FIG. 48 is a sectional view taken along the line XLVIII-XLVIII of FIG.45;

FIG. 49 is a sectional view taken along the line XLIX-XLIX of FIG. 45;

FIG. 50 is a view showing a third example of a word line layout;

FIG. 51 is a detailed view showing a contact area;

FIG. 52 is a detailed view showing a contact area;

FIG. 53 is a detailed view showing a contact area;

FIG. 54 is a detailed view showing a contact area;

FIG. 55 is a detailed view showing a contact area;

FIG. 56 is a view showing a fourth example of a word line layout;

FIG. 57 is a detailed view showing a contact area;

FIG. 58 is a detailed view showing a contact area;

FIG. 59 is a detailed view showing a contact area;

FIG. 60 is a detailed view showing a contact area;

FIG. 61 is a detailed view showing a contact area;

FIG. 62 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 63 is a sectional view taken along the line LXIII-LXIII of FIG. 62;

FIG. 64 is a sectional view taken along the line LXIV-LXIV of FIG. 62;

FIG. 65 is a sectional view taken along the line LXV-LXV of FIG. 62;

FIG. 66 is a sectional view taken along the line LXVI-LXVI of FIG. 62;

FIG. 67 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 68 is a sectional view taken along the line LXVIII-VXVIII of FIG.67;

FIG. 69 is a sectional view taken along the line LXIX-LXIX of FIG. 67;

FIG. 70 is a sectional view taken along the line LXX-LXX of FIG. 67;

FIG. 71 is a sectional view taken along the line LXXI-LXXI of FIG. 67;

FIG. 72 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 73 is a sectional view taken along the line LXXIII-LXXIII of FIG.72;

FIG. 74 is a sectional view taken along the line LXXIV-LXXIV of FIG. 72;

FIG. 75 is a sectional view taken along the line LXXV-LXXV of FIG. 72;

FIG. 76 is a sectional view taken along the line LXXVI-LXXVI of FIG. 72;

FIG. 77 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 78 is a sectional view taken along the line LXXVIII-LXXVIII of FIG.77;

FIG. 79 is a sectional view taken along the line LXXIX-LXXIX of FIG. 77;

FIG. 80 is a sectional view taken along the line LXXX-LXXX of FIG. 77;

FIG. 81 is a sectional view taken along the line LXXXI-LXXXI of FIG. 77;

FIG. 82 is a sectional view taken along the line LXXVIII-LXXVIII of FIG.77;

FIG. 83 is a sectional view taken along the line LXXIX-LXXIX of FIG. 77;

FIG. 84 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 85 is a sectional view taken along the line LXXXV-LXXXV of FIG. 84;

FIG. 86 is a sectional view taken along the line LXXXVI-LXXXVI of FIG.84;

FIG. 87 is a sectional view taken along the line LXXXVII-LXXXVII of FIG.84;

FIG. 88 is a sectional view taken along the line LXXXVIII-LXXXVIII ofFIG. 84;

FIG. 89 is a plan view showing one process in a method for manufacturinga nonvolatile semiconductor memory;

FIG. 90 is a sectional view taken along the line XC-XC of FIG. 89;

FIG. 91 is a sectional view taken along the line XCI-XCI of FIG. 89;

FIG. 92 is a sectional view taken along the line XCII-XCII of FIG. 89;and

FIG. 93 is a sectional view taken along the line XCIII-XCIII of FIG. 89.

DETAILED DESCRIPTION OF THE INVENTION

A nonvolatile semiconductor memory of an aspect of the present inventionwill be described with reference to the accompanying drawings.

1. Outline

In an example of the present invention, there is proposed a word linelayout for bringing a contact with a word line, for example, without anyproblem associated with an increase in contact resistance orshort-circuit of the adjacent word lines, in the case where a downsizingprocessing technique of forming a finer pattern than a resolution limitof lithography has been applied to processing of word lines of anonvolatile semiconductor memory.

The layout, as shown in FIGS. 1 to 4, for example, is such that one endof a word line is bent to a select gate line side, and a contact plug(contact hole) is connected to a point selected from an area from a bentpoint to a distal end.

According to such a layout, the contact plug can achieve reduction of acontact resistance and prevention of short-circuit of word lines becauseits position, size, and further inter-pitches can be freely adjusted ina two-dimensional manner (x-direction and y-direction) in a contact areaat one end of a memory cell array.

In addition, a fringe can be connected to a word line without beinginfluenced by pitches of word lines. That is, a fringe position, a size,and further, inter-pitches can be freely adjusted in the same manner asin the contact plug.

In particular, in the layout disclosed in document 2, i.e., in thelayout for adjusting a fringe position only in a one-dimensional mannerin a direction in which word lines extend (x-direction), the fringeposition and size are influenced by pitches of word lines. Thus, interms of this point as well, it is evident that an advantageous effectobtained by the example of the present invention is significant.

Specifically, in the example of the present invention, there areproposed: a layout of providing contact areas respectively on both endsof a memory cell array as shown in FIGS. 1, 3, and 4; and a layout ofproviding a contact area on one end of the memory cell array as shown inFIG. 2.

In the layout of FIG. 1, word lines WL have a loop shape that multiplysurrounds a select gate line SG. Such a shape is referred to as a closedloop shape.

Due to this closed loop shape, in a contact area at one end in thex-direction of the memory cell array, an end of each of a plurality ofword lines WL in a block BLOCKi is bent to the select gate line SG side(in the x-direction and downwardly). Then, a fringe F is providedbetween the bent point and its distal end, and a contact plug CP isconnected to that fringe F.

In addition, in a contact area at the other end in the x-direction ofthe memory cell array, an end of each of a plurality of word lines WL ina block BLOCK (i+1) is bent to the select gate line SG side (in they-direction and upwardly). Then, a fringe F is provided between the bentpoint and its distal end, and then, a contact plug CP is connected tothat fringe F.

The word lines WL in the blocks BLOCKi and BLOCK (i+1) are separatedfrom each other in an area other than a memory cell array, and theirrespective independencies are allocated. The dotted line portionindicates a site to be cut.

A fringe F of a first word line WL from a select gate line SG and afringe F of a second word line WL are separated from each other by meansof slits in the longitudinal direction (y-direction).

In the layout of FIG. 2, word lines WL have a loop shape that multiplysurrounds a select gate line SG in part. Such a shape is referred to asa partial loop shape.

Due to this partial loop shape, in a contact area at one end in thex-direction of a memory cell array, an end of each of a plurality ofword lines WL in blocks BLOCKi and BLOCK (i+1) is bent to the selectgate line SG side (in the y-direction and downwardly/upwardly). Then, afringe F is provided between the bent point and its distal end, andthen, a contact plug CP is connected to that fringe F.

The word lines WL in the blocks BLOCKi and BLOCK (i+1) are separatedfrom each other in an area other than a memory cell array, and theirrespective independencies are allocated. The dotted line portionindicates a site to be cut.

A contact area is not disposed at the other end in the x-direction ofthe memory cell array. The other end is set free. In this case, thelayout at the other end in the x-direction of the memory cell array canbe made clear. In addition, in order to allocate independency of wordlines WL, a fringe F of a first word line WL and a fringe F of a secondword line WL from a select gate line SG are separated from each other bymeans of cross slits (in the x-direction and y-direction).

While the layout of FIG. 3 is a modification of the layout of FIG. 1, aclosed loop shape is not formed. This layout is featured in that thesize in the y-direction of the fringe F can be made larger than that inthe layout of FIG. 1, and in that the degree of freedom in positioningof a contact plug CP can be improved.

According to this layout, in the contact area at one end in thex-direction of the memory cell array, an end of each of a plurality ofword lines WL in a block BLOCKi is bent to the select gate line SG1 side(in the y-direction and downwardly). Then, a fringe F is providedbetween the bent point and its distal end, and then, a contact plug CPis connected to that fringe F.

The distal end of each of a plurality of word lines WL in the blockBLOCKi can be maximally extended to an end of the block BLOCK (i+1) atthe opposite side to a site at which the select gate line SG1 is to bedisposed (at a side at which a select gate line SG2 is to be disposed).

The position of the distal end of each of a plurality of word lines WLin the block BLOCKi can be freely set in the above range. That is, theposition of the distal end may not extend to an end of the block BLOCK(i+1), and the positions of the distal end of all the word lines WL maynot be identical to one another.

In addition, in a contact area at the other end in the x-direction ofthe memory cell array, an end of each of a plurality of word lines WL inthe block BLOCK (i+1) is bent to the select gate line SG1 side (in they-direction, upwardly). Then, a fringe F is provided between the bentpoint and its distal end, and then, a contact plug CP is connected tothat fringe F.

The distal end of each of a plurality of word lines WL in the blockBLOCK (i+1) can be maximally extended to an end of the block BLOCKi atthe opposite side to a site at which a select gate line SG1 is to bedisposed (at a side at which a select gate line SG2 is to be disposed).

The position of the distal end of each of a plurality of word lines WLin the block BLOCK (i+1) can be freely set in the above range. That is,the position of the distal end may not extend to the end of the blockBLOCKi, and the positions of the distal ends of all the word lines WLmay not be identical to one another.

The word lines WL in the block BLOCKi and BLOCK (i+1) are separated fromeach other in an area other than the memory cell array, and then, theirrespective independencies are allocated. The dotted line portionindicates a site to be cut.

A fringe F of a first word line WL and a fringe F of a second word lineWL from the select gate line SG1 are separated from each other by meansof slits in the vertical direction (y-direction).

While the layout of FIG. 4 is also a modification of the layout of FIG.1, a closed loop shape is not formed. This layout is featured in that aplurality of word lines in one block BLOCKi are divided into two groups,and then, directions in which word lines are bent are differentiatedfrom each other between these two groups.

In this case, the size in the y-direction of the fringe F can be madelarger than that in the layout of FIG. 1 and the degree of freedom inposition of a contact plug CP can be improved. In addition, the size inthe x-direction of a contact area can be made smaller than that in thelayout of FIG. 3.

According to these layouts, in the contact area at one end in thex-direction of the memory cell array, an end of at least one word lineat the select gate line SG1 side among a plurality of word lines WL in ablock BLOCKi (for example, half word line at the select gate line SG1side) is bent to the select gate line SG1 side (in the y-direction anddownwardly). In addition, an end of at least one word line of the selectgate line SG2 side among a plurality of word lines WL in the blockBLOCKi (half word line at the select gate line SG2 side, for example) isbent to the select gate line SG2 side (in the y-direction and upwardly).

Then, a fringe F is provided between the bent point and its distal end,and a contact plug CP is connected to that fringe F.

A distal end of at least one word line of the select gate line SG1 sideamong a plurality of word lines WL in the block BLOCKi can be maximallyextended up a center part in the y-direction of the block BLOCK (i+1).

The position of the distal end of at least one word line at the selectgate line SG1 side can be freely set in the above range. That is, theposition of the distal end may not extend to the center part in they-direction of the block BLOCK (i+1), and the positions of the distalends of all the word lines WL may not be identical to one another.

In addition, in the contact area at the other end in the x-direction ofthe memory cell array, an end of at least one word line at the selectgate line SG1 side among a plurality of word lines WL in the block BLOCK(i+1) (half word line at the select gate line SG1 side, for example) isbent to the select gate line SG1 side (in the y-direction and upwardly).An end of at least one word line at the select gate line SG2 side amonga plurality of word lines WL in the block BLOCK (i+1) is bent to theselect gate line SG2 side (in the y-direction and downwardly).

Then, a fringe F is provided between the bent point and its distal end,and then, a contact plug CP is connected to that fringe F.

A distal end of at least one word line at the select gate line SG1 sideamong a plurality of word lines WL in the block BLOCK (i+1) can bemaximally extended to the center part in the y-direction of the blockBLOCKi.

The position of the distal end of at least one word line at the selectgate line SG1 side can be freely set in the above range. That is, theposition of the distal end may not extend to the center part in they-direction of the block BLOCKi, and the positions of the distal ends ofall the word lines WL may not be identical to one another.

The word lines WL in the block BLOCKi and BLOCK (i+1) are separated fromeach other in an area other than the memory cell array, and theirrespective independencies are allocated. The dotted line portionindicates a site to be cut.

A fringe F of a first word line and a fringe F of a second word linefrom a select gate line SG1 or a select gate line SG2 are separated fromeach other by means of slits in the vertical direction (y-direction).

2. Embodiments

Some embodiments considered to be best will be described here.

A description will be given by way of example of a NAND cell type flashmemory that is significant in the downsizing of memory cells.

(1) Overview

FIG. 5 shows essential portions of a NAND cell type flash memory.

A memory cell array 1 has a cell unit comprised a plurality of memorycells connected in series and two select gate transistors connected on aone by one basis on both ends thereof.

Word line/select gate line drivers 2 are connected to word lines andselect gate lines in the memory cell array 1. A well/source linepotential control circuit 3 controls an electric potential of a wellregion and an electric potential of a source line in the memory cellarray 1.

A data circuit 4 has a function of temporarily storing data. Forexample, at the time of programming, program data for one page is storedin a latch circuit incorporated in the data circuit 4. At the time ofreading, read data for one page is stored in a latch circuitincorporated in the data circuit 4.

A column decoder 5 selects a column of the memory cell array 1 inresponse to a column address signal.

A sense amplifier 6 senses read data. A data input/output buffer 7serves as an interface of data input/output. An address buffer 8 servesas a row/column address signal input buffer.

A potential generating circuit 9 generates a write electric potentialand a transfer electric potential at the time of programming. The writeelectric potential and the transfer electric potential are inputted to awrite control circuit 10. The write control circuit 10 controls a writecondition relevant to a selected cell targeted for writing in the cellunit.

A row address signal is inputted to the word line/select gate linedriver 2 via the address buffer 8. A column address signal is inputtedto the column decoder 5 via the address buffer 8.

A batch detection circuit 11 verifies whether or not data has beenprecisely written in a selected memory cell based on a detection signalPCD outputted from the data circuit 4 at the time of programming.

A command interface circuit 12 judges whether or not the data inputtedto the data input/output buffer 7 is command data based on a controlsignal generated by a chip (for example, host microcomputer) other thana memory chip 14.

In the case where the data inputted to the data input/output buffer 7 iscommand data, the command interface circuit 12 transfers the commanddata to a state machine 13.

The state machine 13 determines an operating mode of a flash memorybased on the command data and controls a whole operation of the flashmemory in response to its operating mode.

(2) Memory Cell Array

FIGS. 6 and 7 each show a positional relationship between a memory cellarray or a word line/select gate line driver and a contact area.

In an example of FIG. 6, the word line/select gate line drivers 2 aredisposed, respectively, at both ends of the memory cell array 1. In anexample of FIG. 7, the word line/select gate line driver 2 is disposedat one end of the memory cell array 1. A contact area 14 for makinginterconnection is disposed between the memory cell array 1 and the wordline/select gate line driver 2.

The memory cell array 1 is comprised a plurality (n in the presentembodiment) of blocks BLOCK1 to BLOCKn. The blocks BLOCK1 to BLOCKn aredisposed in line in the y-direction. The word “block” used here denotesa minimum unit of erase, i.e., a minimum number of memory cells that canbe erased at one time.

FIG. 8 shows one block.

A block BLOCKi is comprised a plurality (m in the present embodiment) ofcell units CU arranged in the x-direction. The cell units CU each arecomprised: a NAND string made of eight memory cells M1, M2, . . . M8connected in series; a select gate transistor ST1 connected to one endof the NAND string; and a select gate transistor ST2 connected to theother end of the NAND string.

In the present embodiment, while the NAND string is comprised eightmemory cells M1, M2, . . . M8, it may be comprised two or more memorycells without being limited to eight in particular.

The select gate transistor ST1 is connected to a bit line BLq (q=0, 1, .. . m-2, m-1), and the select gate transistor ST2 is connected to asource line SL.

Word lines (control gate lines) WL1, WL2, . . . WL8 extend in thex-direction, and are connected in common to a plurality of memory cellsin the x-direction. Select gate lines SGD extend in the x-direction, andare connected in common to a plurality of select gate transistors ST1 inthe x-direction. The select gate lines SGS also extend in thex-direction and are connected in common to a plurality of select gatetransistors ST2 in the x-direction.

FIG. 9 shows a sectional structure in the y-direction of a memory cellarray.

A double-well region comprised an n-type well region 21-2 and a p-typewell region 21-3 is formed in a p-type silicon substrate 21-1.

A plurality of memory cells M1, M2, . . . M8 connected in series aredisposed in the p-type well region 21-3. Here, in the present embodimentas well, while the NAND string is comprised eight memory cells M1, M2, .. . M8, it may be comprised two or more memory cells without beinglimited to eight in particular.

The eight memory cells M1, M2, . . . M8 are comprised N-channel MOStransistors, respectively, and have a stacked gate structure made of afloating gate electrode FG and control gate electrodes (word lines) WL1,WL2, . . . WL8.

A select gate transistor ST1 is connected to one end of the NAND stringmade of the memory cells M1, M2, . . . M8 connected in series, and aselect gate transistor ST2 is connected to the other end thereof.

The select gate transistors ST1 and ST2 each are comprised N-channel MOStransistors, and have select gate lines SGS and SGD each having astructure approximate to memory cells M1, M2, . . . M8, i.e., a stackedgate structure.

One end of the cell unit, i.e., a diffusion layer (drain diffusionlayer) 22 of the select gate transistor ST1 is connected to a firstmetal layer ME0 via a contact plug CB1. In addition, the first metallayer ME0 is connected to a second metal layer ME1 serving as a bit lineBL through a via plug V1. The bit line BL is connected to a bit linepotential control circuit.

The other end of the cell unit, i.e., a diffusion layer (sourcediffusion layer) 23 of the select gate transistor ST2 is connected to afirst metal layer ME0 serving as a source line SL via a contact plugCB2. The source line SL is connected to a source line potential controlcircuit.

The n-type well region 21-2 is connected to an electric potentialsetting line 26 via an n-type diffusion layer 24, and the p-type wellregion 21-3 is connected to the electric potential setting line 26 via ap-type diffusion layer 25. Namely, the n-type well region 21-2 and thep-type well region 21-3 are set to be equal to each other in electricpotential. The electric potential setting line 26 is connected to a wellpotential control circuit.

The floating gate electrode FG is comprised, for example, electricallyconductive poly-silicon including impurities, and the control gateelectrodes WL1, WL2, . . . WL8 and the select gate lines SGS and SGD arecomprised, for example, electrically conductive poly-silicon includingimpurities or a laminate made of this poly-silicon and silicide.

The first and second metal layers ME0 and ME1 are comprised aluminum,copper, or an alloy thereof, for example.

Although not shown here, a metal layer for interconnecting the controlgate electrodes (word lines) WL1, WL2, . . . WL8 and the word linedrivers is comprised the first or second metal layer ME0 or ME1.

(3) First Example of Layout

FIG. 10 shows a first example of a word line layout.

Blocks BLOCKi and BLOCK (i+1) represent blocks of the memory cell arraysadjacent to each other.

A plurality of word lines WL and two select gate lines SG1 and SG2sandwiching them therebetween are disposed, respectively in the blocksBLOCKi and BLOCK (i+1).

One of the two select gate lines SG1 and SG2 is a select gate line SGSof a source line side select gate transistor, and the other one is aselect gate line SGD of a bit line (drain) side select gate transistor(refer to FIGS. 8 and 9).

Word line/select gate line drivers 2 are disposed at a memory cellarray, i.e., at both ends of the blocks BLOCKi and BLOCK (i+1).

A contact area 14 is disposed between each of the blocks BLOCKi andBLOCK (i+1) and the word line/select gate line driver 2. The contactarea 14 is an area for interconnecting each of the blocks BLOCKi andBLOCK (i+1) and the word line/select gate line driver 2.

The word lines WL have a closed loop shape that multiply surrounds thetwo select gate lines SG1, SG2 that exist at the boundary side of theblocks BLOCK1 and BLOCK (i+1).

That is, in the contact area 14 at one end of each of the blocks BLOCKiand BLOCK (i+1), an end of each of a plurality of word lines WL in theblock BLOCKi is bent to the select gate line SG1 side (in they-direction and downwardly).

In addition, in the contact area 14 at the other end of each of theblocks BLOCKi and BLOCK (i+1), an end of each of a plurality of wordlines WL in the block BLOCK (i+1) is bent to the select gate line SG1side (in the y-direction and upwardly).

The word lines WL in the blocks BLOCKi and BLOCK (i+1) are separatedfrom each other in an area other than the memory cell array, and theirrespective independencies are allocated.

FIG. 11 is a detailed view showing a layout of word lines in the contactarea 14 of FIG. 10.

The positions, sizes, and further, mutual pitches of a fringe F and acontact plug (contact hole) CP are important in the contact area 14.

According to an example of the present invention, with respect to thefringe F and the contact plug CP, their positions, sizes, and further,mutual pitches can be freely adjusted in a two-dimensional manner(x-direction and y-direction) in the contact area 14.

That is, the positions, sizes, and pitches in the x-direction of thefringe F and the contact plug CP can be adjusted at a position of a bentpoint of the word line WL, and the positions, sizes, and pitches in they-direction of the fringe F and the contact plug CP can be adjusted inthe range from the bent point of the word line WL to its distal end.

Here, in the present example, the fringe F and contact plug CP connectedto the word line WL are intensively disposed at the distal end of eachof two select gate lines SG1 that exist at the boundary side of theblocks BLOCKi and BLOCK (i+1).

In addition, among the word lines WL in the blocks BLOCKi and BLOCK(i+1), the fringes F connected to an i-th (i is odd number) word line WLand an i+1-th word line WL that exist at the boundary side of the blocksBLOCKi and BLOCK (i+1) are disposed, respectively, between the i-th wordline WL and the i+1-th word line WL.

Further, the fringe F of the i-th word line WL and the fringe F of thei+1-th word line from the select gate line SG1 that exists at theboundary side of the blocks BLOCKi and BLOCK (i+1) are separated fromeach other by means of slits in the vertical direction (y-direction).

According to such a layout, a downsizing processing technique of forminga finer pattern than a resolution limit of lithography can be applied toprocessing of word lines of a nonvolatile semiconductor memory withoutcausing a problem such as an increase in contact resistance relevant toword lines WL or short-circuit of the adjacent word lines.

FIGS. 12 and 13 each show a modification of the layout of FIG. 11.

In the example of FIG. 12, as the position of a word line WL is distantfrom a select gate line SG1 that exists at the boundary side of blocksBLOCK1 and BLOCK (i+1), the size (y-direction) of the fringe F connectedto the word line WL is increased.

In this case, for example, as shown in the figure, the layout of acontact plug (contact hole) CP connected to a fringe F can be formed ina V shape while it is shifted in the y-direction by a predeterminedpitch every time the word line WL is changed, thus simplifying a layoutof a metal layer for interconnecting the word line WL and a word linedriver.

In the example of FIG. 13, a fringe is not provided at an end of a wordline WL. If no fringe is provided, the size in the x-direction of acontact area 14 can be reduced concurrently, thus making it possible tocontribute to reduction of a chip area.

In spite of this situation, the position, size, and further, mutualpitches of a contact plug (contact hole) CP can be freely adjusted inthe contact area 14, thus making it possible to provide a nonvolatilesemiconductor memory having high reliability and high performance,without causing a problem such as an increase in contact resistance orshort-circuit between the word lines.

In the examples of FIGS. 12 and 13 each, although the contact plugs CPhave an oblique layout, shifted in the y-direction by a predeterminedpitch for every change in the word line WL, the layout is not limitedthereto in particular. For example, the contact plugs CP may be laid outin a zigzag manner.

(4) Second Example of Word Line Layout

FIG. 14 shows a second example of a word line layout.

Blocks BLOCKi and BLOCK (i+1) represent blocks of memory cell arraysadjacent to each other.

A plurality of word lines WL and two select gate lines SG1 and SG2sandwiching them are disposed, respectively, in the blocks BLOCKi andBLOCK (i+1).

One of the two select gate lines SG1 and SG2 is a select gate line SGSof a source line side select gate transistor, and the other one is aselect gate line SGD of a bit line (drain) side select gate transistor(refer to FIGS. 8 and 9).

In the second example, unlike the first example, a word line/select gateline driver 2 is disposed at a memory cell array, i.e., at only one endof each of the blocks BLOCK1 and BLOCK (i+1).

A contact area 14 is disposed between each of the blocks BLOCKi andBLOCK (i+1) and the word line/select gate line driver 2. The contactarea 14 is an area for interconnecting each of the blocks BLOCKi andBLOCK (i+1) and the word line/select gate line driver 2.

The word lines WL have a partial loop shape that multiply surrounds thetwo select gate lines SG1, SG2 in part that exist at the boundary sideof each of the blocks BLOCKi and BLOCK (i+1).

That is, in the contact area 14 at one end of each of the blocks BLOCKiand BLOCK (i+1), an end of each of a plurality of word lines WL in theblocks BLOCKi and BLOCK (i+1) is bent to the select gate line SG1 side(in the y-direction and upwardly/downwardly).

The word lines WL in the blocks BLOCKi and BLOCK (i+1) are separatedfrom each other in an area other than the memory cell array, and theirrespective independencies are allocated.

FIG. 15 is a detailed view showing a layout of word lines in the contactarea 14 of FIG. 14.

In the contact area 14, as in the first example, the positions, sizes,and further, mutual pitches of a fringe F and a contact plug (contacthole) CP can be adjusted in a two-dimensional manner (x-direction andy-direction).

That is, the positions, sizes, and pitches in the x-direction of thefringe F and the contact plug CP can be adjusted at a position of a bentpoint of a word line WL and the positions, sizes, pitches in they-direction of the fringe F and the contact plug CP can be adjusted inthe range from the bent point of the word line WL to its distal end.

Here, in the present example, as in the first example, the fringes F andcontact plugs CP connected to the word lines WL are intensively disposedat a distal end of each of the two select gate lines SG1 that exist atthe boundary side of the blocks BLOCKi and BLOCK (i+1).

In addition, among the word lines WL in the blocks BLOCKi and BLOCK(i+1), the fringes F connected to an i-th (i is an odd number) word lineWL and an i+1-th word line from the select gate line SG1 that exists atthe boundary side of the blocks BLOCKi and BLOCK (i+1) are disposed,respectively, between the i-th word line WL and the i+1-th word line WL.

Further, the fringe F of the i-th word line WL and the fringe F of thei+1-th word line WL from the select gate line SG1 that exists at theboundary side of the blocks BLOCKi and BLOCK (i+1) are separated fromeach other by means of cross slits in the horizontal direction(x-direction) and in the vertical direction (y-direction).

According to such a layout, a downsizing processing technique of forminga finer pattern than a resolution limit of lithography can be applied toprocessing of word lines of a nonvolatile semiconductor memory withoutcausing a problem such as an increase in contact resistance relevant toword lines WL or short-circuit of the adjacent word lines.

FIGS. 16 and 17 each show a modification of the layout of FIG. 11.

In the example of FIG. 16, as the position of a word line WL is distantfrom a select gate line SG1 that exists at the boundary side of blocksBLOCK1 and BLOCK (i+1), the size (y-direction) of the fringe F connectedto the word line WL is increased.

In this case, for example, as shown in the figure, the layout of acontact plug (contact hole) CP connected to a fringe F can be formed ina V shape while it is shifted in the y-direction by a predeterminedpitch every time the word line WL is changed, thus simplifying a layoutof a metal layer for interconnecting the word line WL and a word linedriver.

In the example of FIG. 17, a fringe is not provided at an end of a wordline WL. If no fringe is provided, the size in the x-direction of acontact area 14 can be reduced concurrently, thus making it possible tocontribute to reduction of a chip area.

In spite of this situation, the position, size, and further, mutualpitches of a contact plug (contact hole) CP can be freely adjusted inthe contact area 14, thus making it possible to provide a nonvolatilesemiconductor memory having high reliability and high performancewithout causing a problem such as an increase in contact resistance orshort-circuit between the word lines.

In the examples of FIGS. 16 and 17 each, although the contact plugs CPhave an oblique layout shifted in the y-direction by a predeterminedpitch for every change in the word line WL, the layout is not limitedthereto in particular. For example, the contact plugs CP may be laid outin a zigzag manner.

(5) First Example of Manufacturing Method

A description will be given with respect to a first example of a methodfor manufacturing a nonvolatile semiconductor memory having a word linelayout according to an example of the present invention.

First, as shown in FIGS. 18 to 22, an element isolation insulation layer31 having an STI (shallow trench isolation) structure is formed in asemiconductor substrate 30. In addition, a gate insulation layer 32 isformed on an element area surrounded by the element isolation insulationlayer 31. The gate insulation layer 32 is comprised of silicon oxide ora laminate structure including silicon oxide, for example.

Then, a floating gate electrode member 33, an inter-gate insulation film(for example, IPD (inter-poly dielectric)) 34, and a word line (floatinggate electrode) member 35 are sequentially formed on the gate insulationlayer 32.

Although the floating gate electrode member 33 may be made of anyelectrically conductive material, electrically conductive poly-siliconis mainly used. The inter-gate insulation film 34 is provided as athree-layered structure of ONO (oxide/nitride/oxide), for example.Although a word line member 35 may also be made of any electricallyconductive material, a laminate structure of electrically conductivepoly-silicon and silicide is mainly used.

While the inter-gate insulation film 34 is disposed entirely between thefloating gate electrode member 33 and the word line member 35 in amemory cell area MA in which memory cells are formed, part of theinter-gate insulation film 34 between the floating gate electrode member33 and the word line member 35 is removed in a select gate transistorarea SA in which a select gate transistor is formed.

Then, mask members 36 and 37 are sequentially formed on the word linemember 35. The mask members 36 and 37 are comprised materials differentfrom each other.

Then, a photoresist 38 is formed on the mask member 37.

The photoresist 38 is processed in a predetermined pattern in accordancewith a photolithography process. For example, a line & space resistpattern is formed in the select gate transistor area SA and a closedloop shaped resist pattern that surrounds a resist pattern of the selectgate transistor area SA is formed in the memory cell area MA.

Here, the closed loop shaped photoresist 38 is formed in a line & spacepattern in a memory cell array 1, for example, and is formed in a size(width in the x-direction) and pitches considering a layout of fringesand contact holes in a contact area 14.

The pitches of the line & space of the photoresist 38 are set to 120 nm(line=60 nm and space=60 nm).

In addition, the width of the photoresist 38 can be reduced moreremarkably than a resolution limit of photolithography in accordancewith a slimming technique. In FIGS. 18 to 20, the dotted line representsa pattern of the photoresist 38 before being slimmed, and the solid linerepresents a pattern of the photoresist 38 after being slimmed.

For example, in accordance with the slimming technique, the width (line)of the photoresist 38 is set to 30 nm and the space is set to 90 nm.

Then, using the photoresist as a mask, the photoresist 38 is removedafter the mask member 37 is etched in accordance with RIE.

As a result, as shown in FIGS. 23 to 27 each, the pattern of thephotoresist 38 shown in each of FIGS. 18 to 22 is transferred to themask member 37.

Next, as shown in FIGS. 28 to 32, a photoresist 39 is formed again oneach of the mask members 36 and 37.

The photoresist 39 is formed to be a pattern having a slit (aperture)extending in the x-direction from the top of the select gate transistorarea SA to the top of the contact area 14 in accordance with aphotolithography process, the pattern fully covering the top of thememory cell area MA.

Then, only a portion of the mask member 37 that is not covered with thephotoresist 39 is selectively solidified. In the same etching condition,an etching selection ratio of the solidified mask member 37 is reducedto be smaller than that of the mask member 37 that is covered with thephotoresist 39 and not solidified.

Here, the solidified portions are designated by gray.

Then, the photoresist 39 is removed.

Next, as shown in FIGS. 33 to 37, using the mask member (includingsolidified portion) 37 as a mask, the mask member 36 is etched inaccordance with RIE, and then, a pattern of the mask member 37 istransferred onto the mask member 36.

In addition, on the mask members 36 and 37, a mask member 40 fullycovering them is formed. The mask member 40 is assumed to have anetching selection ratio equal to or almost equal to that of thesolidified mask member 37 in the same etching condition.

Then, the mask member 40 is etched in accordance with RIE, and then, themask member 40 is left on only the side wall of each of the mask members36 and 37. The width in the horizontal direction of the mask member 40on the side wall of each of the mask members 36 and 37 is set to 30 nm,for example.

Then, if the mask members 36 and 37 are selectively etched, a fine maskpattern (for example, line=30 nm and space=30 nm) using the mask member40 is formed as shown in FIGS. 38 and 39.

Here, when the mask members 36 and 37 are etched, the solidified maskmember 37 is left together with the mask member 40 without being etched.Thus, the width of each of the mask members 36, 37, and 40 in the selectgate transistor area SA is larger than that of the mask member 40 in thememory cell area MA.

For example, the width of each of the mask members 36, 37, and 40 in theselect gate transistor area SA is obtained at 90 nm.

The mask members 36, 37, and 40 remain at a portion at which a fringe inthe contact area 14 is formed.

Next, using the mask members 36, 37, and 40 as masks, a word line member35, an inter-gate insulation film 34, a floating gate electrode member33, and a gate insulation layer 32 are sequentially etched by RIE.

As a result, as shown in FIGS. 40 to 44, a word line WL is formed in afiner pattern (for example, line=30 nm and space=30 nm) than a limit(minimum processing dimension) of resolution of photolithography in thememory cell area MA. In addition, a select gate line (select gateelectrode) SG having a large width (channel length), for example, awidth of 90 nm, is formed in the select gate transistor area SA.

In addition, in the contact area 14, a pattern of the word line member35 for forming a fringe is formed at a distal end of a select gate lineSG.

Lastly, as shown in FIGS. 45 to 49, by utilizing photolithography andRIE, the word lines WL in blocks BLOCKi and BLOCK (i+1) are separatedfrom each other and the independency of the word lines WL is allocated.

In the separation method, as shown in FIG. 45, part of the word line WLand part of the fringe F are removed using slits in the verticaldirection (y-direction).

Then, an inter-layered insulation layer 41 covering a memory cell MC anda select gate transistor ST is formed on a semiconductor substrate 30.In addition, a contact hole reaching the fringe F is formed in theinter-layered insulation layer 41.

Then, contact plugs CP are filled in the contact hole and a metal layer42 is formed on the inter-layered insulation layer 41. The metal layer42 connects a word line WL to a word line driver.

The contact plugs CP may be formed separately from the metal layer 42 ormay be formed at the same time. These members may be formed inaccordance with metal sputtering and RIE or may be formed in accordancewith a Damascene technique or a dual Damascene technique.

In the above processes, as a result, a nonvolatile semiconductor memoryhaving a word line layout of FIG. 11 is formed, whereas another layoutcan be provided by changing patterns of the photoresists 38 and 39 or aresist pattern obtained when separating word lines WL.

In addition, while a resist solidifying process has been utilized in thepresent example, the layout according to the example of the presentinvention can be provided even if the solidifying process is notutilized.

For example, instead of the solidifying process, the fringe position orsize can be adjusted by, for example, performing one PEP (photoengraving process). In this case, a portion that is undesirable foretching is covered with a photoresist, and, in this state, the maskmembers 36 and 37 of FIGS. 33 to 37 may be etched.

In accordance with the manufacturing method described above, there canbe provided a nonvolatile semiconductor memory having a layout accordingto the example of the present invention.

(6) Third Example of Layout

A third example is a modification of the first example.

The third example is significantly different from the first example inthat a plurality of word lines are not formed in a closed loop shape.Thus, with respect to the plurality of word lines, and particularly to aword line that is the closest to a select gate line SG1, a length from abent point to a distal end thereof is large as compared with that in thelayout of FIG. 1.

FIG. 50 shows a third example of a layout of word lines.

Blocks BLOCKi, BLOCK (i+1), BLOCK (i+2), and BLOCK (i+3) representblocks of memory cell arrays adjacent to each other.

A plurality of word lines WL and two select gate lines SG1 and SG2sandwiching them are disposed, respectively, in the blocks BLOCKi, BLOCK(i+1), BLOCK (i+2), and BLOCK (i+3).

One of the two select gate lines SG1 and SG2 is a select gate line SGSof a source line side select gate transistor, and the other one is aselect gate line SGD of a bit line (drain) side select gate transistor(refer to FIGS. 8 and 9).

Word line/select gate line drivers 2 are disposed at the memory cellarrays, i.e., at both ends of the blocks BLOCKi, BLOCK (i+1), BLOCK(i+2), and BLOCK (i+3).

A contact area 14 is disposed between each of the blocks BLOCKi, BLOCK(i+1), BLOCK, (i+2), and BLOCK (i+3) and the word line/select gate linedriver 2.

The contact area 14 is an area for interconnecting each of the blocksBLOCKi and BLOCK (i+1) and the word line/select gate line driver 2.

In the contact area 14 at one end of each of the blocks BLOCKi and BLOCK(i+1), an end of each of a plurality of word lines WL in the blockBLOCKi is bent to the select gate line SG1 side (in the y-direction anddownwardly).

In addition, in the contact area 14 at the other end of each of theblocks BLOCK1 and BLOCK (i+1), an end of each of a plurality of wordlines WL in the block BLOCK (i+1) is bent to the select gate line SG1side (in the y-direction and upwardly).

A distal end of each of the plurality of word lines WL in the blockBLOCKi can be maximally extended to an end of the block BLOCK (i+1) atthe opposite side to a side at which the select gate line SG1 isdisposed (at a side at which a select gate line SG2 is disposed).

In addition, a distal end of each of the plurality of word lines WL inthe block BLOCK (i+1) can be maximally extended to an end of the blockBLOCKi at the opposite side to a site at which the select gate line SG1is disposed (at a side at which the select gate line SG2 is disposed).

Similarly, in the contact area 14 at one end of each of the blocks BLOCK(i+2) and BLOCK (i+3), an end of each of a plurality of word lines WL inthe block BLOCK (i+3) is bent to the select gate line SG1 side (in they-direction and upwardly).

In addition, in the contact area 14 at the other end of each of theblocks BLOCK (i+2) and BLOCK (i+3), an end of each of a plurality ofword lines WL in the block BLOCK (i+2) is bent to the select gate lineSG1 side (in the y-direction and downwardly).

A distal end of each of a plurality of word lines WL in the block BLOCK(i+2) can be maximally extended to an end of the block BLOCK (i+3) atthe opposite side to a site at which the select gate line SG1 isdisposed (at a side at which the select gate line SG2 is disposed).

In addition, a distal end of each of a plurality of word lines WL in theblock BLOCK (i+3) can be maximally extended to an end of the block BLOCK(i+2) at the opposite side to a site at which the select gate line SG1is disposed (at a side at which the select gate line SG2 is disposed).

Here, as is evident from comparison with FIG. 10 (first example) andFIG. 50 (third example), it is found that, among the plurality of wordlines WL in the blocks BLOCKi, BLOCK (i+1), BLOCK (i+3), and BLOCK(i+4), a length from a bent point of a word line that is the closest tothe select gate line SG1 to a distal end thereof in example 3 is largerthan that in example 1.

Thus, in the third example, the size in the y-direction of the fringecan be increased, and the degree of freedom of a contact plug positioncan be improved.

However, the position of the distal end of each of a plurality of wordlines WL can be freely set. That is, the position of the distal end maynot extend to an end of another block, and the positions of the distalends of all the word lines WL may not be identical to one another.

The word lines WL in the blocks BLOCKi, BLOCK (i+1), BLOCK (i+2), andBLOCK (i+3) are separated from each other in an area other than thememory cell array, and their respective independencies are allocated.

FIG. 51 is a detailed view showing a layout of word lines in a contactarea 14 of FIG. 50.

The positions, sizes, and further, mutual pitches of a fringe F and acontact plug (contact hole) CP are important in the contact area 14.

According to a third example of the present invention, with respect tothe fringe F and the contact plug CP, their positions, size, andfurther, mutual pitches can be freely adjusted in a two-dimensionalmanner (x-direction and y-direction) in the contact area 14.

That is, the positions, sizes, and pitches in the x-direction of thefringe F and the contact plug CP can be adjusted at a position of a bentpoint of the word line WL, and the positions, sizes, and pitches in they-direction of the fringe F and the contact plug CP can be adjusted inthe range from the bent point of the word line WL to its distal end.

Here, in the present example, all the distal ends of a plurality of wordlines WL extend to an end of each of the blocks BLOCKi and BLOCK (i+1)at the select gate line SG2 side.

In addition, the contact plugs CP are obliquely laid out in the rangefrom an end of the block BLOCKi at the select gate line SG2 side to anend of the block BLOCK (i+1) at the select gate line SG2 side.

In this case, the position of the contact plug CP can be freely set inthe range from one end to another end of each of the two blocks BLOCKiand BLOCK (i+1).

In addition, among the word lines WL in the blocks BLOCKi and BLOCK(i+1), fringes F connected to an i-th (i is an odd number) word line WLand an i+1-th word line WL from the select gate line SG1 that exists atthe boundary side of the blocks BLOCKi and BLOCK (i+1) are disposedbetween the i-th word line WL and the i+1-th word line WL, respectively.

Further, the fringe F of the i-th word line WL and the fringe F of thei+1-th word line WL from the select gate line SG1 that exists at theboundary side of the blocks BLOCKi and BLOCK (i+1) are separated fromeach other by means of slits in the vertical direction (y-direction).

According to such a layout, a downsizing processing technique of forminga finer pattern than a resolution limit of lithography can be applied toprocessing of word lines of a nonvolatile semiconductor memory withoutcausing a problem such as an increase in contact resistance relevant toword lines WL or short-circuit of the adjacent word lines.

FIGS. 52 to 55 each show a modification of the layout of FIG. 51.

In the example of FIG. 52, as compared with the layout of FIG. 51, thereis a difference therebetween in that the corner portions of a fringe Fclose to a bent point of a plurality of word lines WL are cut out, andpart of the fringe F is formed in a tapered shape. In this case, a maskcan be formed in a simple shape in a mask process for forming the fringeF.

In the example of FIG. 53, the positions of the distal ends of aplurality of word lines WL are differentiated from each other by twoword lines WL. In this layout, the shape of a fringe F is adjusted tothe layout of a contact plug CP.

A dummy pattern may be disposed in a free space provided in the contactarea 14 (space in which no fringe F is formed).

In the example of FIG. 54, as compared with the layout of FIG. 53, thereis a difference therebetween in that the corner portions of a fringe Fclose to a bent point of a plurality of word lines WL are cut out, andpart of the fringe F is formed in a tapered shape. In this case, a maskcan be formed in a simple shape in a mask process for forming the fringeF.

In the example of FIG. 55, no fringe is provided at an end of each of aplurality of word lines WL. If no fringe is provided, the size in thex-direction of the contact area 14 can be reduced concurrently, thusmaking it possible to contribute to reduction of a chip area.

In spite of this situation, the position, size, and further, mutualpitches of a contact plug (contact hole) CP can be freely adjusted inthe contact area 14, thus making it possible to provide a nonvolatilesemiconductor memory having high reliability and high performancewithout causing a problem such as an increase in contact resistance orshort-circuit between the word lines.

In the examples of FIGS. 51 to 55 each, although the contact plugs CPhave an oblique layout, shifted in the y-direction by a predeterminedpitch for every change in the word line WL, the layout is not limitedthereto in particular. For example, the contact plugs CP may be laid outin a zigzag manner.

(7) Fourth Example of Word Line Layout

A fourth example is a modification of the first example.

The fourth example is significantly different from the first example inthat, as in the third example, a plurality of word lines are not formedin a closed loop shape. In addition, in the fourth example, unlike thethird example, a plurality of word lines in one block are divided intotwo groups, and thus, the directions in which the word lines are bentare different between these two groups.

Thus, with respect to a plurality of word lines, and particularly to aword line that is the closest to a select gate line SG1, a length fromthe bent point to its distal end is large as compared with that in thelayout of FIG. 10, and the size in the x-direction of a contact area issmall as compared with that in the layout of FIG. 50.

FIG. 56 shows the fourth example of a word line layout.

Blocks BLOCKi, BLOCK (i+1), BLOCK (i+2), and BLOCK (i+3) representblocks of memory cell arrays adjacent to each other.

A plurality of word lines WL and two select gate lines SG1 and SG2sandwiching them are disposed, respectively, in the blocks BLOCKi, BLOCK(i+1), BLOCK (i+2), and BLOCK (i+3).

One of the two select gate lines SG1 and SG2 is a select gate line SGSof a source line side select gate transistor and the other one is aselect gate line SGD of a bit line (drain) side select gate transistor(refer to FIGS. 8 and 9).

Word line/select gate line drivers 2 are disposed at the memory cellarrays, i.e., at both ends of the blocks BLOCKi, BLOCK (i+1), BLOCK(i+2), and BLOCK (i+3).

A contact area 14 is disposed between each of the blocks BLOCKi, BLOCK(i+1), BLOCK, (i+2), and BLOCK (i+3) and the word line/select gate linedriver 2.

In the contact area 14 at one end of the block BLOCKi, an end of atleast one word line at the select gate line SG1 side among a pluralityof word lines WL in the block BLOCKi (for example, a half word line atthe select gate line SG1 side) is bent to the select gate line SG1 side(in the y-direction and downwardly). An end of at least one word line atthe selected gate line SG2 side among a plurality of word lines WL inthe block BLOCKi (for example, a half word line at the select gate lineSG2 side) is bent to the select gate line SG2 side (in the y-directionand upwardly).

Then, a fringe is provided between the bent point and its distal end,and a contact plug is connected to that fringe.

A distal end of at least one word line at the select gate line SG1 amonga plurality of word lines WL in the block BLOCKi can be maximallyextended to the center part in the y-direction of the block BLOCK (i+1).

In addition, in the contact area 14 at the other end of the block BLOCK(i+1), an end of at least one word line at the select gate line SG1 sideamong a plurality of word lines WL in the block BLOCK (i+1) (half wordline at the select gate line SG1 side, for example) is bent to theselect gate line SG1 side (in the y-direction and upwardly). An end ofat least one word line at the select gate line SG2 side among aplurality of word lines WL in the block BLOCK (i+1) (half word line atthe select gate line SG2 side, for example) is bent to the select gateline SG2 side (in the y-direction and downwardly).

Then, a fringe is provided between the bent point and its distal end,and then, a contact plug is connected to that fringe.

A distal end of at least one word line at the select gate line SG1 sideamong a plurality of word lines WL in the block BLOCK (i+1) can bemaximally extended to the center part in the y-direction of the blockBLOCKi. In addition, a distal end of at least one word line at theselect gate line SG2 side among a plurality of word lines WL in theblock BLOCK (i+1) can be maximally extended to the center part in they-direction of the block BLOCK (i+2).

Similarly, in a contact area 14 at one end of the block BLOCK (i+2), anend of at least one word line at the select gate line SG1 side among aplurality of word lines WL in the block BLOCK (i+2) (for example, a halfword line at the select gate line SG1 side) is bent to the select gateline SG1 side (in the y-direction and downwardly). An end of at leastone word line at the select gate line SG2 side among a plurality of wordlines WL in the block BLOCK (i+2) (for example, a half word line at theselect gate line SG2 side) is bent to the select gate line SG2 side (inthe y-direction and upwardly).

Then, a fringe is provided between the bent point and its distal end,and a contact plug is connected to that fringe.

A distal end of at least one word line at the select gate line SG1 sideamong a plurality of word lines WL in the block BLOCK (i+2) can bemaximally extended to the center part in the y-direction of the blockBLOCK (i+3). In addition, a distal end of at least one word line at theselect gate line SG2 side among a plurality of word lines WL in theblock BLOCK (i+2) can be maximally extended to the center part in they-direction of the block BLOCK (i+1).

In addition, in the contact area 14 at the other end of the block BLOCK(i+3), an end of at least one word line at the select gate line SG1 sideamong a plurality of word lines WL in the block (i+3) (for example, ahalf word line at the select gate line SG1 side) is bent to the selectgate line SG1 side (in the y-direction and upwardly). An end of at leastone word line at the select gate line SG2 side among a plurality of wordlines WL in the block BLOCK (i+3) (for example, a half word line at theselect gate line 2 side) is bent to the select gate line SG2 side (inthe y-direction and downwardly).

Then, a fringe is provided between the bent point and its distal end,and a contact plug is connected to that fringe.

A distal end of at least one word line at the select gate line SG1 sideamong a plurality of word lines WL in the block BLOCK (i+3) can bemaximally extended to the center part in the y-direction of the blockBLOCK (i+2).

Here, as is evident from comparison with FIG. 10 (first example) andFIG. 56 (fourth example), it is found that, among a plurality of wordlines WL in the blocks BLOCKi, BLOCK (i+1), BLOCK (i+3), and BLOCK(i+4), a length from the bent point to the distal end of a word linethat is the closest to the select gate lines SG1 and SG2 in the fourthexample is larger than that in the first example.

Thus, in the fourth example, as in the third example, the size in they-direction of the fringe can be increased, and the degree of freedom ofa position of a contact plug can be improved.

However, the position of a distal end of each of a plurality of wordlines WL can be freely set. That is, the position of the distal end maynot extend to the center part of another block or the positions ofdistal ends of all the word lines WL may not be identical to oneanother.

In addition, a method for dividing a plurality of word lines in oneblock into two groups is not limited. That is, the numbers of word linesin the two groups may be different from each other.

The word lines WL in the blocks BLOCKi, BLOCK (i+1), BLOCK (i+2), andBLOCK (i+3) are separated from each other in an area other than thememory cell array, and their respective independencies are allocated.

FIG. 57 is a detailed view showing a layout of word lines in the contactarea 14 of FIG. 56.

According to the fourth example, as in the third example, with respectto a fringe F and a contact plug CP, their positions, sizes, andfurther, mutual pitches can be freely adjusted in a two dimensionalmanner (x-direction and y-direction) in the contact area 14.

That is, the positions, sizes, and pitches in the x-direction of thefringe F and the contact plug CP can be adjusted at a position of thebent point of a word line WL, and the positions, size, and pitches inthe y-direction of the fringe F and the contact plug CP can be adjustedin the range from the bent point of the word line WL to its distal end.

Here, in the present example, all of the distal ends of half of theselect gate line SG1 side among a plurality of word lines WL of theblock BLOCK (i+1), for example, extend to the center part in they-direction of the block BLOCKi. All of the distal ends of half of theselect gate line SG2 side among a plurality of word lines WL of theblock BLOCK (i+1) extend to the center part in the y-direction of theblock BLOCK (i+2).

In addition, the contact plug CP relevant to half of the select gateline SG1 side among a plurality of word lines WL is obliquely laid outin the range from the center part of the block BLOCKi to the center partof the block BLOCK (i+1). The contact plug CP relevant to half of theselect gate line SG2 side among a plurality of word lines WL isobliquely laid out in the range from the center part of the block BLOCK(i+1) to the center part of the block BLOCK (i+2).

In addition, among the word lines WL in the blocks BLOCKi and BLOCK(i+1), the fringes F connected to an i-th (i is an odd number) word lineWL and an i+1-th word line from the select gate line SG1 that exists atthe boundary side of the blocks BLOCKi and BLOCK (i+1) are disposedbetween the i-th word line WL and the i+1-th word line WL, respectively.

Further, the fringe F of the i-th word line WL and the fringe F of thei+1-th word line WL from the select gate line SG1 that exists at theboundary side of the blocks BLOCK1 and BLOCK (i+1) are separated fromeach other by means of slits in the vertical direction (y-direction).

Similarly, among the word lines WL in the blocks BLOCK (i+1) and BLOCK(i+2), the fringes F connected to an i-th (i is an odd number) word lineWL and an i+1-th word line WL from the select gate line SG2 that existsat the boundary side of the blocks BLOCK (i+1) and BLOCK (i+2) aredisposed between the i-th word line WL and the i+1-th word line WL,respectively.

Further, the fringe F of the i-th word line WL and the fringe F of thei+1-th word line WL from the select gate line SG2 that exists at theboundary side of the blocks BLOCKi and BLOCK (i+1) are separated fromeach other by means of slits in the vertical direction (y-direction).

According to such a layout, a downsizing processing technique of forminga finer pattern than a resolution limit of lithography can be applied toprocessing of word lines of a nonvolatile semiconductor memory withoutcausing a problem such as an increase in contact resistance relevant toword lines WL or short-circuit of the adjacent word lines.

FIGS. 58 to 61 each show a modification of a layout of FIG. 57.

In the example of FIG. 58, as compared with the layout of FIG. 57, thereis a difference therebetween in that the corner portions of a fringe Fclose to a bent point of a plurality of word lines WL are cut out, andpart of the fringe F is formed in a tapered shape. In this case, a maskcan be formed in a simple shape in a mask process for forming the fringeF.

In the example of FIG. 59, the positions of distal ends of a pluralityof word lines WL are different from each other by two word lines WL. Inthis layout, the shape of the fringe F is adjusted to the layout of acontact plug CP.

A dummy pattern may be disposed in a free space provided in the contactarea 14 (in a space in which the fringe F is not formed).

In the example of FIG. 60, as compared with the layout of FIG. 59, thereis a difference therebetween in that the corner portions of a fringe Fclose to a bent point of a plurality of word lines WL are cut out, andpart of the fringe F is formed in a tapered shape. In this case, a maskcan be formed in a simple shape in a mask process for forming the fringeF.

In the example of FIG. 61, no fringe is provided at an end of each of aplurality of word lines WL. If no fringe is provided, the size in thex-direction of the contact area 14 can be reduced concurrently, thusmaking it possible to contribute to reduction of a chip area.

In spite of this situation, the position, size, and further, mutualpitches of a contact plug (contact hole) CP can be freely adjusted inthe contact area 14, thus making it possible to provide a nonvolatilesemiconductor memory having high reliability and high performancewithout causing a problem such as an increase in contact resistance orshort-circuit between the word lines.

In the examples of FIGS. 57 to 61 each, although the contact plugs CPhave an oblique layout, shifted in the y-direction by a predeterminedpitch for every change in the word line WL, the layout is not limitedthereto in particular. For example, the contact plugs CP may be laid outin a zigzag manner.

(8) Second Example of Manufacturing Method

Now, a description will be given below with respect to a second exampleof a method for manufacturing a nonvolatile semiconductor memory havinga word line layout according to an example of the present invention.

First, as shown in FIGS. 62 to 66, an element isolation insulation layer31 having an STI (shallow trench isolation) structure is formed in asemiconductor substrate 30. In addition, a gate insulation layer 32 isformed on an element area surrounded by the element isolation insulationlayer 31. The gate insulation layer 32 is made of silicon oxide or alaminate structure including the silicon oxide, for example.

Then, a floating gate electrode member 33, an inter-gate insulation film34, and a word line (floating gate electrode) member 35 are sequentiallyformed on the gate insulation layer 32.

Although the floating gate electrode member 33 may be made of anyelectrically conductive material, electrically conductive poly-siliconis mainly used. The inter-gate insulation film 34 is provided as athree-layered structure of ONO, for example. Although the word linemember 35 may also be made of any electrically conductive material, alaminate structure of electrically conductive poly-silicon and silicideis mainly used.

While the inter-gate insulation film 34 is disposed entirely between thefloating gate electrode member 33 and the word line member 35 in amemory cell area MA in which memory cells are formed, part of theinter-gate insulation film 34 between the floating gate electrode member33 and the word line member 35 is removed in a select gate transistorarea SA in which a select gate transistor is formed.

Then, mask members 36 and 37 are sequentially formed on the word linemember 35. The mask members 36 and 37 are comprised materials differentfrom each other.

Then, a photoresist 38 is formed on the mask member 37.

The photoresist 38 is processed in a predetermined pattern in accordancewith a photolithography process. For example, a line & space resistpattern is formed in the select gate transistor area SA and an L-shapedresist pattern that surrounds a resist pattern of the select gatetransistor area SA is formed in the memory cell area MA.

Here, the L-shaped photoresist 38 is formed in a line & space pattern ina memory cell array 1, for example, and is formed in a size (width inthe x-direction) and pitches considering a layout of fringes or contactholes in a contact area 14.

The pitches of the line & space of the photoresist 38 are set to 120 nm(line=60 nm and space=60 nm).

In addition, the width of the photoresist 38 can be reduced moreremarkably than a limit of resolution of photolithography in accordancewith a slimming technique. In FIGS. 62 to 64, the dotted line representsa pattern of the photoresist 38 before being slimmed and the solid linerepresents a pattern of the photoresist 38 after being slimmed.

For example, in accordance with the slimming technique, the width (line)of the photoresist 38 is set to 30 nm and the space is set to 90 nm.

Then, using the photoresist 38 as a mask, the photoresist 38 is removedafter the mask member 37 is etched in accordance with RIE.

As a result, as shown in FIGS. 67 to 71, a pattern of the photoresist 38shown in each of FIGS. 62 to 66 is transferred onto the mask member 37.

Next, as shown in FIGS. 72 to 76, a photoresist 39 is formed on each ofthe mask members 36 and 37 again.

The photoresist 39 is formed to be a pattern having a slit (aperture)extending in the x-direction from the top of the select gate transistorarea SA to the top of the contact area 14 in accordance with aphotolithography process, the pattern fully covering the top of thememory cell area MA.

Then, only a portion of the mask member 37 that is not covered with thephotoresist 39 is selectively solidified. In the same etching condition,an etching selection ratio of the solidified mask member 37 is reducedto be smaller than that of the mask member 37 that is covered with thephotoresist 39 and not solidified.

Here, the solidified portions are designated by gray.

Then, the photoresist 39 is removed.

Next, as shown in FIGS. 77 to 81, using the mask member (includingsolidified portion) 37 as a mask, a mask, the mask member 36 is etchedin accordance with RIE, and then, a pattern of the mask member 37 istransferred onto the mask member 36.

In addition, on the mask members 36 and 37, a mask member 40 fullycovering them is formed. The mask member 40 is assumed to have anetching selection ratio equal to or almost equal to that of thesolidified mask member 37 in the same etching condition.

Then, the mask member 40 is etched in accordance with RIE, and then, themask member 40 is left on only the side wall of each of the mask members36 and 37. The width in the horizontal direction of the mask member 40on the side wall of each of the mask members 36 and 37 is set to 30 nm,for example.

Then, if the mask members 36 and 37 are selectively etched, a fine maskpattern (for example, line=30 nm and space=30 nm) using the mask member40 is formed as shown in FIGS. 82 and 83.

Here, when the mask members 36 and 37 are etched, the solidified maskmember 37 is left together with the mask member 40 without being etched.Thus, the width of each of the mask members 36, 37, and 40 in the selectgate transistor area SA is larger than that of the mask member 40 in thememory cell area MA.

For example, the width of each of the mask members 36, 37, and 40 in theselect gate transistor area SA is obtained at 90 nm.

The mask members 36, 37, and 40 remain at a portion at which a fringe inthe contact area 14 is formed.

Note that, with respect to etching of the mask members 36 and 37, one ofdry etching (anisotropic etching) and wet etching (isotropic etching) isused.

Although dry etching is advantageous in improvement of processingprecision, the mask member (side wall) 40 that is a fine pattern may bedamaged.

In contrast, wet etching does not damage the mask member (side wall) 40.

A problem associated with processing precision caused by wet etchingoccurs at a portion at which the fringe in the contact area 14 isformed.

For example, as shown in FIG. 77, in the case where the mask members 36and 37 are etched by means of wet etching, a portion at which the fringein the contact area 14 is formed (the mask member 36 situatedimmediately beneath the solidified mask member 37) is etched on anexposed side face, and thus, the portion at which the fringe is formed(indicated by the arrow) may be reduced in size.

However, according to the third example and the fourth example of a wordline layout of the present invention, a sufficiently wide portion atwhich a fringe is formed is allocated in advance.

Therefore, even if wet etching is employed, a problem caused by theprocessing precision does not occur.

Next, using the mask members 36, 37, and 40 as masks, a word line member35, an inter-gate insulation film 34, a floating gate electrode member33, and a gate insulation layer 32 are sequentially etched in accordancewith RIE.

As a result, as shown in FIGS. 84 to 88, in the memory cell area MA, aword line WL having a finer pattern (for example, line=30 nm andspace=30 nm) than a limit (minimum processing dimension) of resolutionof photolithography is formed. In addition, in the select gatetransistor area SA, a select gate line (select gate electrode) SG havinga large width (channel length), for example, a width of 90 nm is formed.

In addition, in the contact area 14, a pattern of the word line member35 for forming a fringe is formed at a distal end of the select gateline SG.

Lastly, as shown in FIGS. 89 to 93, by utilizing photolithography andRIE, the word lines WL in blocks BLOCKi and BLOCK (i+1) are separatedfrom each other and the independency of the word lines WL is allocated.

In the separation method, as shown in FIG. 89, part of the word line WLand part of the fringe F are removed using slits in the verticaldirection (y-direction).

Then, an inter-layered insulation layer 41 covering a memory cell MC anda select gate transistor ST is formed on a semiconductor substrate 30.In addition, a contact hole reaching the fringe F is formed in theinter-layered insulation layer 41.

Then, contact plugs CP are filled in the contact hole and a metal layer42 is formed on the inter-layered insulation layer 41. The metal layer42 connects a word line WL to a word line driver.

The contact plugs CP may be formed separately from the metal layer 42 ormay be formed at the same time. These members may be formed inaccordance with metal sputtering and RIE or may be formed in accordancewith a Damascene technique or a dual Damascene technique.

In the above processes, as a result, a nonvolatile semiconductor memoryhaving a word line layout of FIG. 53 is formed, whereas another layoutcan be provided by changing patterns of the photoresists 38 and 39 or aresist pattern obtained when separating word lines WL.

In addition, while a resist solidifying process has been utilized in thepresent example, the layout according to the example of the presentinvention can be provided even if the solidifying process is notutilized.

For example, instead of the solidifying process, the fringe position orsize can be adjusted by, for example, adding PEP once. In this case, aportion that is undesirable for etching is covered with a photoresist,and, in this state, the mask members 36 and 37 of FIGS. 77 to 81 may beetched.

In accordance with the manufacturing method described above, anonvolatile semiconductor memory having a layout according to an exampleof the present invention is provided.

(9) Others

While the examples of the present invention have been achieved inaccordance with reduction of word line pitches caused by development ofa fine processing technique, the fine processing technique is notlimited to a side wall processing technique using a side wall as a mask.

Further, while the examples of the present invention are effective for aNAND cell type flash memory, it can also be applied to a generalnonvolatile semiconductor memory having a cell unit that consists ofselect gate transistors and memory cells.

3. Summary

According to the examples of the present invention, there can beachieved a word line layout compatible with word lines with narrowpitches, the word line layout allocating a contact area for forming afringe having a sufficiently large size at an end of each of the wordlines.

Additional advantages and modifications will readily occur to thoseskilled in the art. Therefore, the invention in its broader aspects isnot limited to the specific details and representative embodiments shownand described herein. Accordingly, various modifications may be madewithout departing from the spirit or scope of the general inventiveconcept as defined by the appended claims and their equivalents.

1. A nonvolatile semiconductor memory comprising: a cell unit having aselect gate transistor and a memory cell connected in series in a firstdirection; a select gate line extending in a second direction thatcrosses the first direction and connected to the select gate transistor;and a word line extending in the second direction and connected to thememory cell, wherein one end of the word line is bent to the select gateline side, and a contact plug is connected between a bent point and adistal end of the word line.
 2. The nonvolatile semiconductor memoryaccording to claim 1, wherein the cell unit is a NAND cell unit.
 3. Anonvolatile semiconductor memory comprising: a first cell unit having afirst select gate transistor and first memory cells connected in seriesin a first direction; a second cell unit having a second select gatetransistor and second memory cells connected in series in the firstdirection, the second select gate transistor being adjacent in the firstdirection to the first select gate transistor; a memory cell arrayhaving the first and second cell units; a first select gate lineextending in a second direction that crosses the first direction andconnected to the first select gate transistor; first word linesextending in the second direction, each one of which is connected toeach of the first memory cells; a second select gate line extending inthe second direction and connected to the second select gate transistor;and second word lines extending in the second direction, each one ofwhich is connected to each of the second memory cells, wherein, each ofthe ends of the first word lines is bent to the first and second selectgate line sides, and contact plugs each are connected between a bentpoint and a distal end of the first word lines, in a contact area at oneend in the second direction of the memory cell array, and each of theends of the second word lines is bent to the first and second selectgate line sides, and contact plugs each are connected between a bentpoint and a distal end of the second word lines, in a contact area atthe other end in the second direction of the memory cell array.
 4. Thenonvolatile semiconductor memory according to claim 3, wherein fringesto which the contact plugs are to be connected are connected to thefirst and second word lines, respectively, fringes connected to an i-th(i is an odd number) word line and an i+1-th word line from the firstand second select gate lines are disposed between the i-th word line andthe i+1-th word line, respectively, and are opposed to each other. 5.The nonvolatile semiconductor memory according to claim 3, wherein thefirst and second word lines are formed in a loop shape that multiplysurrounds the first and second select gate lines.
 6. The nonvolatilesemiconductor memory according to claim 3, wherein the first and secondword lines are separated from each other in the contact areas.
 7. Thenonvolatile semiconductor memory according to claim 3, wherein a distalend of the first word lines extends to an end of the second cell unitopposite to a side at which the second select gate transistor is to bedisposed, and a distal end of the second word lines extends to an end ofthe first cell unit opposite to a side at which the first select gatetransistor is to be disposed.
 8. The nonvolatile semiconductor memoryaccording to claim 3, wherein the first and second cell units are NANDcell units, respectively.
 9. A nonvolatile semiconductor memorycomprising: a first cell unit having a first select gate transistor andfirst memory cells connected in series in a first direction; a secondcell unit having a second select gate transistor and second memory cellsconnected in series in the first direction, the second select gatetransistor being adjacent in the first direction to the first selectgate transistor; a memory cell array having the first and second cellunits; a first select gate line extending in a second direction thatcrosses the first direction and connected to the first select gatetransistor; first word lines extending in the second direction, each oneof which is connected to each of the first memory cells; a second selectgate line extending in the second direction and connected to the secondselect gate transistor; and second word lines extending in the seconddirection, each one of which is connected to each of the second memorycells, wherein, each of ends of the first and second word lines is bentto the first and second select gate line sides, and contact plugs eachare connected between a bent point and a distal end of the first andsecond word lines, in a contact area at one end in the second directionof the memory cell array.
 10. The nonvolatile semiconductor memoryaccording to claim 9, wherein fringes are connected to the first andsecond word lines, respectively, fringes connected to an i-th (i is anodd number) word line and an i+1-th word line from the first and secondselect gate lines are disposed between the i-th word line and the i+1-thword line, respectively, and are opposed to each other.
 11. Thenonvolatile semiconductor memory according to claim 9, wherein the firstand second word lines are formed in a loop shape that multiply surroundsthe first and second select gate lines.
 12. The nonvolatilesemiconductor memory according to claim 9, wherein the first and secondword lines are separated from each other in the contact areas.
 13. Thenonvolatile semiconductor memory according to claim 9, wherein distalends of the first and second word lines extend to an area at whichdistal ends of the first and second select gate lines are disposed. 14.The nonvolatile semiconductor memory according to claim 9, wherein thefirst and second cell units are NAND cell units, respectively.
 15. Anonvolatile semiconductor memory comprising: a first cell unit havingmemory cells connected in series in a first direction, a first selectgate transistor connected to one end of the memory cells, and a secondselect gate transistor connected to the other end of the memory cells; amemory cell array having the first cell unit; a first select gate lineextending in a second direction that crosses the first direction andconnected to the first select gate transistor; a second select gate lineextending in the second direction and connected to the second selectgate transistor; and word lines, each one of which is connected to eachof the memory cells; wherein, an end of at least one word line at thefirst select gate transistor side among the word lines is bent to thefirst select gate line side and contact plugs each are connected betweena bent point and a distal end of the at least one word line at the firstselect gate transistor side, in a contact area at one end of the memorycell array, and an end of at least one word line at the second selectgate transistor side among the word lines is bent to the second selectgate line side and contact plugs each are connected between a bent pointand a distal end of the at least one word line at the second select gatetransistor side, in the contact area.
 16. The nonvolatile semiconductormemory according to claim 15, wherein fringes are connected to the wordlines, respectively, fringes connected to an i-th (i is an odd number)word line and an i+1-th word line from the first and second select gatelines are disposed between the i-th word line and the i+1-th word line,respectively, and are opposed to each other.
 17. The nonvolatilesemiconductor memory according to claim 15, wherein the memory cellarray has a second cell unit that is adjacent to the first cell unit atthe first select gate transistor side, and the word line bent to thefirst select gate transistor side among the word lines extends at adistal end thereof to a center part in the first direction of the secondcell unit.
 18. The nonvolatile semiconductor memory according to claim15, wherein the number of the word lines bent to the first select gatetransistor side among the word lines is equal to the number of the wordlines bent to the second select gate transistor side among the wordlines.
 19. The nonvolatile semiconductor memory according to claim 15,wherein the word lines are separated from each other in the contactareas.
 20. The nonvolatile semiconductor memory according to claim 17,wherein the first and second cell units are NAND cell units,respectively.